
dsPIC30F6011/6012/6013/6014
DS70117F-page 154
2006 Microchip Technology Inc.
Table 20-5 shows the Reset conditions for the RCON
register. Since the control bits within the RCON register
are R/W, the information in the table implies that all the
bits are negated prior to the action specified in the
condition column.
TABLE 20-5:
INITIALIZATION CONDITION FOR RCON REGISTER: CASE 1
Condition
Program
Counter
TRAPR IOPUWR EXTR SWR WDTO IDLE
SLEEP POR BOR
Power-on Reset
0x000000
0
1
Brown-out Reset
0x000000
0
1
MCLR Reset during normal
operation
0x000000
0
1
0
Software Reset during
normal operation
0x000000
0
1
0
MCLR Reset during Sleep
0x000000
0
1
0
1
0
MCLR Reset during Idle
0x000000
0
1
0
1
0
WDT Time-out Reset
0x000000
0
1
0
WDT Wake-up
PC + 2
0
1
0
1
0
Interrupt Wake-up from
Sleep
PC + 2(1)
00
0
1
0
Clock Failure Trap
0x000004
0
Trap Reset
0x000000
1
0
Illegal Operation Trap
0x000000
0
1
0
Legend: u = unchanged, x = unknown
Note 1:
When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.